


1. The first part of the paper is devoted to the study of the properties of the function $f(x)$ defined by the equation $f(x) = \int_0^x f(t) dt$. It is shown that $f(x)$ is a continuous function and that it satisfies the functional equation $f(x+y) = f(x) + f(y)$.






FIG. 3




FIG. 4A




FIG. 4B




FIG. 5





FIG. 6







FIG. 8A




FIG. 8B




FIG. 9




FIG. 10

The circuit diagram shows a complex logic network. At the top, there are two 4-bit multiplexers, 9a and 9b. Multiplexer 9a has inputs CI, CO, RI, and MR, and its output is connected to a 3-input AND gate 9q. Multiplexer 9b has inputs CI, CO, RI, and MR, and its output is connected to a 3-input AND gate 9r. The circuit also includes several 2-input AND gates (9i, 9j, 9k, 9l, 9m, 9n, 9p) and 3-input AND gates (9q, 9r). A 3-to-2 priority encoder 9f is connected to the outputs of the 3-input AND gates. The circuit is controlled by a clock signal (CK) and a reset signal (RST). The output of the circuit is a 4-bit signal (FEB).





FIG. 12 PRIOR ART



F1: DESTINATION NODE NUMBER AREA
F2: GENERATION NUMBER AREA
F3: INSTRUCTION CODE AREA
F4: DATA REGION

FIG. 13 PRIOR ART





FIG. 15 PRIOR ART




FIG. 16 PRIOR ART




FIG. 17 PRIOR ART




FIG. 18 PRIOR ART

